Verilog Coding Style Save
Verilog (SystemVerilog) coding style
Project README
verilog-coding-style
??? ????????? coding style, ??????? ? ?????????????? ? FPGA ????????.
?? ?????, ??? ????? ??????, ??????? ??????????? ??? ?????????? ? ??? ????????.
??. ?oding-style.md
??????? ??????????? ? ?????????? examples.
??? ???????? ????? coding style ????????? ???????:
- ???? ??????
- ????? ??????????
- ?????????? ??????????
- ??????? ????????
Open Source Agenda is not affiliated with "Verilog Coding Style" Project. README Source: johan92/verilog-coding-style
Stars
37
Open Issues
1
Last Commit
5 years ago
Repository
License
Open Source Agenda Badge
