Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
It's all coming back into focus!
💻 A 5-stage pipeline MIPS CPU design in Haskell.
MIPS Simulator written in Go