A 256-RISC-V-core system with low-latency access into shared L1 memory.
No resources for this project.