A High-performance Timing Analysis Tool for VLSI Systems
Standard Cell Library based Memory Compiler using FF/Latch cells
GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
A Standalone Structural Verilog Parser
VLSI EDA Global Router
A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SP...
Electrical And Electronic Engineering Course Materials