A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog...
Gigabit Ethernet UDP communication driver
Verilog generation tool written in Rust
This is a higan/Verilator co-simulation example/framework
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Resul...