A pipelined implementation of the MIPS processor featuring hazard detect...
5-stage pipelined 32-bit MIPS microprocessor in Verilog
It's all coming back into focus!