simavr is a lean, mean and hackable AVR simulator for linux & OSX
VCD file (Value Change Dump) command line viewer
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. J...
Facilitates building open source tools for working with hardware descrip...
Scripts to build and use docker images including GHDL
Quickstart guide on Icarus Verilog.